Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low power transient voltage collapse apparatus and method for a memory cell

Low power transient voltage collapse apparatus and method for a memory cell

US Patent 9263121 · Granted Feb 16, 2016

Estimated economic value: $10,295,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Assessment of clinical evaluations from machine learning systems2025
Assessment of clinical evaluations from machine learning systems2025
Internal node jumper for memory bit cells2025
Regulated negative charge pump circuitry and methods2025
Patrol scrubbing cycle for data storage circuitry2024
Uniform layouts for SRAM and register file bit cells2024
Precise writing of multi-level weights to memory devices for compute-in-memory2024
Apparatus and method for detecting errors in a memory device2024
Internal node jumper for memory bit cells2024
Memory power-gating techniques2024
Memory testing techniques2024
Uniform layouts for SRAM and register file bit cells2023