Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Logical to physical address mapping in storage systems comprising solid state memory devices

Logical to physical address mapping in storage systems comprising solid state memory devices

US Patent 9256527 · Granted Feb 9, 2016

Estimated economic value: $2,307,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Storage pool resizing to meet memory endurance targets2025
Storage of threshold voltage shifts2025
Write and retire pages in QLC NAND blocks2025
Proactive data placement in high density storage by a hybrid non-volatile storag2024
Calibration of threshold voltage shift values2024
Addressing page-correlated read issues using intra-block parity2024
Detecting and managing under-program failures in non-volatile memory2024
Page group read voltage threshold calibration2024
Latency in data storage systems2024
Balancing utilization of memory pools of physical blocks of differing storage de2023
Workload based relief valve activation for hybrid controller architectures2023
Triage of multi-plane read requests2023