Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Optimizing error floor performance of finite-precision layered decoders of low-density parity-check (LDPC) codes

Optimizing error floor performance of finite-precision layered decoders of low-density parity-check (LDPC) codes

US Patent 9256487 · Granted Feb 9, 2016

Estimated economic value: $3,359,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Polar codes for error correction in non-volatile memory devices2025
Systems and methods for efficient multi-return light detectors2025
Just-in-time re-partitioning of feature maps for efficient balancing of compute 2025
LIDAR based distance measurements with tiered power control2025
Adjacent-page-assisted memory decoder and method2025
Low density parity check decoder2024
Adaptive read recovery for NAND flash memory devices2024
Reinforcement learning-enabled low-density parity check decoder2024
Systems and methods for efficient multi-return light detectors2024
Systems and methods for mitigating avalanche photodiode (APD) blinding2024
Multiple resolution, simultaneous localization and mapping based on 3-D LIDAR me2023
Flexible accelerator for sparse tensors in convolutional neural networks2023