Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of fabricating a LDMOS device having a first well depth less than a second well depth

Method of fabricating a LDMOS device having a first well depth less than a second well depth

US Patent 9245997 · Granted Jan 26, 2016

Estimated economic value: $2,944,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Display device and control method for same2025
Monolithic integration of diverse device types with shared electrical isolation2025
Semiconductor device with deep trench isolation2025
Material transport hand, material transport device, and material transport metho2025
Junction field-effect transistors implemented in a wide bandgap semiconductor ma2025
Emitter, field emission assembly and electromagnetic wave generator including th2025
Antenna package and image display device including the same2025
Antenna structure and display device including the same2025
Field emission assembly and electromagnetic wave generator including the same2025
Organic compound and organic electroluminescent device comprising same2025
Antenna package and image display device including the same2025
Bipolar-CMOS-DMOS semiconductor device having a deep trench isolation structure 2025