Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and apparatus to reduce semiconductor wafer warpage in the presence of deep cavities

Methods and apparatus to reduce semiconductor wafer warpage in the presence of deep cavities

US Patent 9245855 · Granted Jan 26, 2016

Estimated economic value: $10,949,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Devices and methods for transferring an object2025
Method of forming a semiconductor device2019
Devices with specific termination angles in titanium tungsten layers and methods2018
High-temperature isotropic plasma etching process to prevent electrical shorts2018
Piezoeletric wet etch process with reduced resist lifting and controlled undercu2017
Methods and apparatus using front-to-back alignment mark and placement for narro2017
Method for fabricating specific termination angles in titanium tungsten layers2016
High-temperature isotropic plasma etching process to prevent electrical shorts2016
Bond-pad integration scheme for improved moisture barrier and electrical contact2016
Receiver and methods for calibration thereof2015
Loop-through circuit2015
Transmit/receive switch2015