Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › NAND flash memory array architecture having low read latency and low program disturb

NAND flash memory array architecture having low read latency and low program disturb

US Patent 9245639 · Granted Jan 26, 2016

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Feed spacer for reducing differential pressure of reverse osmosis element, and f2025
Deceiving attackers accessing network data2025
Massage chair2025
Deceiving attackers accessing network data2025
Light-emitting device, display device having same, and method for manufacturing 2025
Semiconductor memory device and manufacturing method of semiconductor memory dev2025
Light-emitting element and display device including same2025
Display device with light emitting elements on parallel electrode branches exten2025
Manufacturing method for forming an inorganic light emitting element having a lo2025
Method for preparing a positive electrode material for rechargeable lithium ion 2025
Display device and method for manufacturing same2025
Method, apparatus, and computer-readable recording medium for providing exercise2025