Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Parallelization of error analysis circuitry for reduced power consumption

Parallelization of error analysis circuitry for reduced power consumption

US Patent 9244765 · Granted Jan 26, 2016

Estimated economic value: $8,154,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods of storing data associated with content of a data storage de2017
Low-power partial-parallel chien search architecture with polynomial degree redu2017
Memory system controller including a multi-resolution internal cache2016
Method and apparatus to process data based upon estimated compressibility of the2016
Encoding data for storage in a data storage device2015
Systems and methods for performing variable flash wear leveling2015
Tj temperature calibration, measurement and control of semiconductor devices2015
Method and memory device for generating a time estimate2014
Digital random number generator based on digitally-controlled oscillators2014
System and method of error correction of control data at a memory device2013
System and method of error correction of control data at a memory device2013
Method and memory device for generating a time estimate2013