Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Error correcting code techniques for a memory having a three-dimensional memory configuration

Error correcting code techniques for a memory having a three-dimensional memory configuration

US Patent 9244764 · Granted Jan 26, 2016

Estimated economic value: $8,154,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Protective case for index controllers2025
Devices and systems having a protocol-independent interface supporting a plurali2025
Devices, systems, and methods of logical-to-physical address mapping2024
Storing log and user data in SSD with independent plane operations2024
Systems and methods for managing thermal dissipation in multi-stacked dies2024
Devices, systems, and methods for dynamically remapping memory addresses2024
Devices, systems, and methods for configuring a storage device with cache2024
Devices, systems, and methods of logical-to-physical address mapping2023
Wear leveling methods for zoned namespace solid state drive2022
Systems and methods for managing thermal dissipation in multi-stacked dies2022
Devices, systems, and methods for configuring a storage device with cache2022
Devices, systems, and methods for storing data using distributed control2022