Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low power oversampling with reduced-architecture delay locked loop

Low power oversampling with reduced-architecture delay locked loop

US Patent 9231753 · Granted Jan 5, 2016

Estimated economic value: $11,513,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Data interface sleep mode logic2016
Data interface synchronization2015
Low power oversampling with delay locked loop implementation2015
Low power transmitter for generating pulse modulated signals2015
Data interface clock generation2014
Raman spectroscopy using multiple excitation wavelengths2014
Pulse width modulation receiver circuitry2014
Low power data recovery2014
Data interface alignment2014
Low power oversampling with reduced-architecture delay locked loop2014
Low power oversampling with delay locked loop implementation2014
Data interface clock generation2014