Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory system and wear-leveling method thereof based on erasures and error correction data

Memory system and wear-leveling method thereof based on erasures and error correction data

US Patent 9229805 · Granted Jan 5, 2016

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory system providing wear-leveling by allocating memory blocks among groups2016
Memory system providing wear-leveling by allocating memory blocks among groups2016
Nonvolatile memory device, system, and method providing fast program and read op2014
Dummy data padding and error code correcting memory controller, data processing 2014
Memory controller and memory system2013
Error correction circuit and method for reducing miscorrection probability and s2012
Error correction circuit and method, and semiconductor memory device including t2011
Automated laser diode test system2005
Laser marking system and method of energy control2002
Semiconductor memory device having stable wordline operations2002
Laser marking system and method of energy control2000