Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and apparatus for debugging lowest power states in System-On-Chips

Methods and apparatus for debugging lowest power states in System-On-Chips

US Patent 9229053 · Granted Jan 5, 2016

Estimated economic value: $7,388,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Physically distributed control plane firewalls with unified software view2025
Communicating faults to an isolated safety region of a system on a chip2024
Isolating a region of a system on a chip for safety critical operations2023
Transmitting data between regions of varying safety integrity levels in a system2023
Window-enabled time-to-digital converter and method of detecting phase of a refe2014