Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Cross-point memory bias scheme

Cross-point memory bias scheme

US Patent 9224465 · Granted Dec 29, 2015

Estimated economic value: $8,962,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatus, method and system to implement a dual VDM scheme on a three-dimension2025
Bypass buffer for worn out codewords2025
SOT MRAM including MTJ and selector located on opposite sides of SOT layer and m2025
Cross-point array refresh scheme2025
Encoding additional states in a three-dimensional crosspoint memory architecture2025
Concurrent multi-bit self-referenced read of programmable resistance memory cell2025
Method and apparatus to perform a read of a column in a memory accessible by row2025
Cross-point memory read technique to mitigate drift errors2025
Cross-point memory read technique to mitigate drift errors2025
Concurrent write to programmable resistance memory cells in cross-point array2025
Cross-point array IHOLD read margin improvement2024
Mixed current-forced read scheme for MRAM array with selector2024