{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "High-speed clock skew correction for serdes receivers", "item": "https://www.patentleaderboard.com/patent/9209962"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High-speed clock skew correction for serdes receivers

High-speed clock skew correction for serdes receivers

US Patent 9209962 · Granted Dec 8, 2015

Estimated economic value: $12,556,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Clock data recovery circuit including charge pump having reduced glitch current2023
Clock data recovery circuit including charge pump having reduced glitch current2023
Termination circuits and attenuation methods thereof2023
High-speed linear charge pump circuits for clock data recovery2020
High-speed linear charge pump circuits for clock data recovery2020
Charge pump circuits for clock and data recovery2020
Charge pump circuits for clock and data recovery2020
Variable gain amplifiers for communication systems2020
Variable gain amplifiers for communication systems2020
Input termination circuits for high speed receivers2020
Input termination circuits for high speed receivers2020
Variable gain amplifiers for communication systems2020