Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High speed read access memory array with variation tolerant bypass scheme with protection circuit

High speed read access memory array with variation tolerant bypass scheme with protection circuit

US Patent 9201595 · Granted Dec 1, 2015

Estimated economic value: $52,528,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Refrigerator2023
Flexible display device and method of manufacturing the same2021
Flexible display device and method of manufacturing the same2019
Memory bitcell with column select2018
Memory bitcell with column select2018
Clock-skew-tolerant memory updating2018
Memory power selection using local voltage regulators2017
Power saving for reverse directory2017
Variable pulse widths for word line activation using power state information2017
Scanning technology2017
Centralized memory repair block2016
Wordline under-driving using a virtual power network2016