Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatuses and methods for a memory die architecture including an interface memory

Apparatuses and methods for a memory die architecture including an interface memory

US Patent 9190133 · Granted Nov 17, 2015

Estimated economic value: $12,737,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Digital verify failbit count (VFC) circuit2025
System and method of performing a read operation2025
Status polling based on die-generated pulsed signal2025
Corrective reads with improved recovery from data retention loss2025
Double single level cell program in a memory device2025
Methods for programming a memory device, memory devices, and memory systems2025
Validating read level voltage in memory devices2025
Memory performance during program suspend protocol2025
Memory devices with backside bond pads under a memory array2025
Workload-based scan optimization2025
Sacrificial strings in a memory device to detect read disturb2025
Adaptive pre-read management in multi-pass programming2025