Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods for fabricating integrated circuits including barrier layers for interconnect structures

Methods for fabricating integrated circuits including barrier layers for interconnect structures

US Patent 9177858 · Granted Nov 3, 2015

Estimated economic value: $718,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Electrical test of optical components via metal-insulator-semiconductor capacito2025
Optical modulator using monocrystalline and polycrystalline silicon2024
Semiconductor device having a self-forming barrier layer at via bottom2024
Precision spacing control for optical waveguides2024
Grating coupler2023
Integrate stressor with Ge photodiode using a substrate removal process2023
Electrical test of optical components via metal-insulator-semiconductor capacito2023
Optical modulator using monocrystalline and polycrystalline silicon2023
Fully aligned via in ground rule region2021
Optical modulator using monocrystalline and polycrystalline silicon2021
Using an anti-reflection coating with a grating coupler2021
Electro-optic modulator with monocrystalline semiconductor waveguides2021