Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory interface offset signaling

Memory interface offset signaling

US Patent 9177623 · Granted Nov 3, 2015

Estimated economic value: $4,381,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and memory with configurable metadata portion2025
Providing a lower inductance path in a routing substrate for a capacitor, and re2024
Package comprising a substrate and a multi-capacitor integrated passive device2023
System and memory with configurable error-correction code (ECC) data protection 2023
Enhanced data clock operations in memory2023
Methods and apparatus for in-memory device access control2023
Protected data streaming between memories2023
Partial refresh technique to save memory refresh power2023
Three-dimensional integrated circuit (3D IC) power distribution network (PDN) ca2023
Memory with system ECC2022
Memory with dynamic voltage scaling2022
Optimized error-correcting code (ECC) for data protection2022