Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Timing closure using transistor sizing in standard cells

Timing closure using transistor sizing in standard cells

US Patent 9177096 · Granted Nov 3, 2015

Estimated economic value: $6,598,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for provisioning decoupling capacitance in an integrated circuit2016
Low leakage CMOS cell with low voltage swing2016
Timing margins for on-chip variations from sensitivity data2014
Integrated circuit having a standard cell and method for forming2013
Reducing leakage in standard cells2013
Fast on-chip decoupling capacitance budgeting method and device for reduced powe2009
Mixed signal processing system and method for powering same2000
Modified three transistor EEPROM cell1987
Modified four transistor EEPROM cell1987