Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Protocol error monitoring on an interface between hard logic and soft logic

Protocol error monitoring on an interface between hard logic and soft logic

US Patent 9170911 · Granted Oct 27, 2015

Estimated economic value: $11,255,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuit with peek and poke protection circuitry for multi-tenant usag2025
Debug trace microsectors2025
Network-on-chip (NOC) with flexible data width2025
Micro-network-on-chip and microsector infrastructure2024
Modular periphery tile for integrated circuit device2024
Stacked programmable integrated circuitry with smart memory2024
Embedded network on chip accessible to programmable logic fabric of programmable2024
Logic fabric based on microsector infrastructure2024
Logic fabric based on microsector infrastructure with data register having scan 2024
Modular periphery tile for integrated circuit device2023
Network-on-chip (NOC) with flexible data width2023
Integrated circuit device with separate die for programmable fabric and programm2023