Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Test macro for use with a multi-patterning lithography process

Test macro for use with a multi-patterning lithography process

US Patent 9159633 · Granted Oct 13, 2015

Estimated economic value: $929,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Stacked vertical transport field effect transistor with anchors2025
Global-shutter pixel2025
Semiconductor passive device integration for silicon-on-insulator substrate2025
Pixel with vertical transfer structure for dark current improvement, an image se2025
Central deep trench isolation shift2025
High dynamic range, backside-illuminated, low crosstalk image sensor with walls 2025
Distributed synchronous training architecture using stale weights2025
Read-only memory for chip security that is MOSFET process compatible2025
Formation of trench silicide source or drain contacts without gate damage2025
CMOS devices with asymmetrically passivated isolation structure and methods ther2025
Dummy fin contact in vertically stacked transistors2025
Vertically integrated semiconductor device2025