Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for optimizing memory controller placement in multi-core processors by determining a fitness metric based on a bottleneck link in a multiprocessor array

Method for optimizing memory controller placement in multi-core processors by determining a fitness metric based on a bottleneck link in a multiprocessor array

US Patent 9158688 · Granted Oct 13, 2015

Estimated economic value: $21,342,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory design for a processor2025
Streaming processor architecture2025
Software-defined tensor streaming multiprocessor for large-scale machine learnin2025
Instruction format and instruction set architecture for tensor streaming process2025
Compiler operations for tensor streaming processor2025
Deterministic memory for tensor streaming processors2024
Memory design for a processor2024
Instruction format and instruction set architecture for tensor streaming process2023
Compiler operations for tensor streaming processor2023
Loading operands and outputting results from a multi-dimensional array using onl2022
Tensor streaming processor architecture2022
Processor architecture2022