Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Prefetch address translation using prefetch buffer based on availability of address translation logic

Prefetch address translation using prefetch buffer based on availability of address translation logic

US Patent 9152566 · Granted Oct 6, 2015

Estimated economic value: $5,963,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Controlling storage accesses for merge operations2025
Circuitry and methods for power efficient generation of length markers for a var2025
Logical clock connection in an integrated circuit design2025
Error protection analysis of an integrated circuit2025
Methods, systems, and apparatuses for scalable port-binding for asymmetric execu2025
Translation support for a virtual cache2024
Load reissuing using an alternate issue queue2024
Decentralized hot cache line tracking fairness mechanism2024
Running smaller memory-address width program code in a larger memory-address wid2024
Dynamic guard band with timing protection and with performance protection2024
Shadow pointer directory in an inclusive hierarchical cache2024
Cable pair concurrent servicing2024