Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › VLSI hot-spot minimization using nanotubes

VLSI hot-spot minimization using nanotubes

US Patent 9151550 · Granted Oct 6, 2015

Estimated economic value: $5,963,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Thin film wafer transfer and structure for electronic devices2021
Multilayer graphene structures with enhanced mechanical properties resulting fro2020
Microfluidic devices having top and bottom layers of graphene and a middle layer2020
Multilayer graphene structures with enhanced mechanical properties resulting fro2020
Fast production of high quality graphene by liquid phase exfoliation2018
Carbon nanostructure device fabrication utilizing protect layers2017
Self-formation of high-density arrays of nanostructures2017
Formation of large scale single crystalline graphene2017
Gallium nitride material and device deposition on graphene terminated wafer and 2017
Graphene cap for copper interconnect structures2016
Uniformly distributed self-assembled cone-shaped pillars for high efficiency sol2016
Graphene nanoribbons and carbon nanotubes fabricated from SiC fins or nanowire t2016