Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for improving PCI-E L1 ASPM exit latency

Method and system for improving PCI-E L1 ASPM exit latency

US Patent 9146892 · Granted Sep 29, 2015

Estimated economic value: $13,228,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Enhanced buffer-batch management for energy efficient networking based on a powe2015
System and method for network interfacing in a multiple network environment2015
Method and system for an integrated dual port gigabit ethernet controller chip2014
System and method for TCP offload2014
Method and system for optimized power management for a network device supporting2014
System and method for network interfacing in a multiple network environment2014
System and method for TCP/IP offload independent of bandwidth delay product2013
System and method for TCP/IP offload independent of bandwidth delay product2013
System and method for energy savings through emulation of wake on LAN in energy 2012
Network adapter with TCP support2012
Alerting system, architecture and circuitry2012
System and method for interfacing with a management system2012