Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Interleaving bits of multiple instruction results in a single destination register

Interleaving bits of multiple instruction results in a single destination register

US Patent 9146738 · Granted Sep 29, 2015

Estimated economic value: $9,185,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Split mode addressing a persistent memory2022
External memory controller2021
Controlling error propagation due to fault in computing node of a distributed co2020
External memory controller2019
Fault tolerance for persistent main memory2019
Controlling error propagation due to fault in computing node of a distributed co2018
Data move engine to move a block of data2018
Thinning operating systems2016
In-processor dynamic address redirection table for substituting instruction stri2015
Computer system with fabric modules2015
Computer workload migration using processor pooling2013
Indirect indexing instructions2013