Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Layout to minimize FET variation in small dimension photolithography

Layout to minimize FET variation in small dimension photolithography

US Patent 9142560 · Granted Sep 22, 2015

Estimated economic value: $4,871,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Processor chip timing adjustment enhancement2025
Memory interface latch with integrated write-through and fence functions2021
Memory interface latch with integrated write-through and fence functions2019
On-chip diagnostic circuitry monitoring multiple cycles of signal samples2019
On-chip diagnostic circuitry monitoring multiple cycles of signal samples2019
Memory interface latch with integrated write-through function2019
Implementing eFuse visual security of stored data using EDRAM2018
Enhancing performance of one or more slower partitions of an integrated circuit 2018
Integrated shielding and decoupling capacitor structure2018
Method and apparatus for selective write assist using shared boost capacitor2018
Method and apparatus for selective write assist using shared boost capacitor2018
Recyclate verification2018