Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for placing operational cells in a semiconductor device

Method for placing operational cells in a semiconductor device

US Patent 9141753 · Granted Sep 22, 2015

Estimated economic value: $5,582,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for at-speed scan shift frequency test optimization2020
Method and apparatus for at-speed scan shift frequency test optimization2020
Timing-adaptive, configurable logic architecture2020
Display processor and method for display processing2018
Method and apparatus for validating a test pattern2018
Method and apparatus for adaptive graphics compression and display buffer switch2018
Method and apparatus for calculating delay timing values for an integrated circu2018
Method and apparatus for calculating delay timing values for an integrated circu2018
Electronic device and method for operating a power switch2018
Scan test system with a test interface having a clock control unit for stretchin2018
Scan test system with a test interface having a clock control unit for stretchin2018
On-die signal measurement circuit and method2018