{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Multi-chip packages with reduced power distribution network noise", "item": "https://www.patentleaderboard.com/patent/9129935"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi-chip packages with reduced power distribution network noise

Multi-chip packages with reduced power distribution network noise

US Patent 9129935 · Granted Sep 8, 2015

Estimated economic value: $26,161,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuit device with embedded programmable logic2024
Scalable 2.5D interface circuitry2023
Circuitry with adaptive memory assistance capabilities2022
Adaptive memory transaction scheduling2022
Programmable integrated circuit with stacked memory die for storing configuratio2022
Power management for multi-dimensional programmable logic devices2022
Techniques for accelerating memory access operations2022
Integrated circuit device with embedded programmable logic2022
Scalable 2.5D interface circuitry2022
Package grounding system2022
Scalable 2.5D interface circuitry2021
Scalable 2.5D interface circuitry2021