Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Endurance and retention flash controller with programmable binary-levels-per-cell bits identifying pages or blocks as having triple, multi, or single-level flash-memory cells

Endurance and retention flash controller with programmable binary-levels-per-cell bits identifying pages or blocks as having triple, multi, or single-level flash-memory cells

US Patent 9123422 · Granted Sep 1, 2015

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Optical stack and organic light emitting diode display including storage modulus2025
Green NAND device (GND) driver with DRAM data persistence for enhanced flash end2017
Green NAND device (GND) driver with DRAM data persistence for enhanced flash end2017
Green NAND device (GND) driver with DRAM data persistence for enhanced flash end2017
Data-retention controller/driver for stand-alone or hosted card reader, solid-st2017
Data-retention controller/driver for stand-alone or hosted card reader, solid-st2017
Data-retention controller/driver for stand-alone or hosted card reader, solid-st2017
Blocking oxide in memory opening integration scheme for three-dimensional memory2017
Endurance translation layer (ETL) and diversion of temp files for reduced flash 2017
Endurance translation layer (ETL) and diversion of temp files for reduced flash 2017
Endurance translation layer (ETL) and diversion of temp files for reduced flash 2017
Virtual memory device (VMD) application/driver for enhanced flash endurance2017