Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Generation of simulated errors for high-level system validation

Generation of simulated errors for high-level system validation

US Patent 9110879 · Granted Aug 18, 2015

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Direct memory writes by network interface of a graphics processing unit2025
Scalable protocol-agnostic reliable transport2024
Methodology for manipulation of SATA device access cycles2016
Methodology for manipulation of SATA device access cycles2016
Methodology for manipulation of SATA device access cycles2016
Snooping in SAS expander networks2015
Snooping in SAS expander networks2015
Generation of simulated errors for high-level system validation2014
Generation of simulated errors for high-level system validation2014
Generation of simulated errors for high-level system validation2014
Generation of simulated errors for high-level system validation2014
Generation of simulated errors for high-level system validation2013