Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Interconnect topology with reduced implementation requirements

Interconnect topology with reduced implementation requirements

US Patent 9106440 · Granted Aug 11, 2015

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Highly configurable memory architecture for partitioned global address space mem2021
Reducing memory accesses for enhanced in-memory parallel operations2017
Concurrency control mechanisms for highly multi-threaded systems2016
Exporting computational capabilities into a block-oriented disk memory2016
Response time detection in a network having shared interfaces2009
Computer systems with lightweight multi-threaded architectures2009
Architectures for self-contained, mobile, memory programming2007
SIMD/MIMD processing synchronization2000
SIMD/MIMD array processor with vector processing1999
Partitioning of processing elements in a SIMD/MIMD array processor1999
Array processor with asynchronous availability of a next SIMD instruction1999
Advanced parallel array processor (APAP)1998