Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System for minimizing resource latency between processor application states in a portable computing device by scheduling resource state set transitions

System for minimizing resource latency between processor application states in a portable computing device by scheduling resource state set transitions

US Patent 9104499 · Granted Aug 11, 2015

Estimated economic value: $8,486,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Power limiting in a processor-based system based on allocating power budgets for2025
Camera dynamic voting to optimize fast sensor mode power2025
Ruler-follower dynamic voltage and frequency scaling schemes for integrated circ2024
Two-stage dynamic power supply voltage adjustment2022
Progressive flush of cache memory2020
Method and apparatus for dynamic clock and voltage scaling in a computer process2020
Configurable low memory modes for reduced power consumption2019
Method and system for optimizing a core voltage level and enhancing frequency pe2018
Method and system for optimizing a core voltage level and enhancing frequency pe2018
Method and apparatus for dynamic clock and voltage scaling in a computer process2017
Method and system for optimizing a core voltage level and enhancing frequency pe2017
Method and system for optimizing a core voltage level and enhancing frequency pe2017