Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for reducing memory latency in processor

Method for reducing memory latency in processor

US Patent 9098296 · Granted Aug 4, 2015

Estimated economic value: $5,976,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hardware-accelerated computing system2024
Method and system for accelerator thread management2024
Identity represented assets in a content management system2022
Technique for detecting and thwarting row-hammer attacks2022
Reduction of interrupt service latency in multi-processor systems2021
Copy of memory information from a guest transmit descriptor from a free pool and2019
Error-resilient memory device with row and/or column folding with redundant reso2018
System and method for executing accelerator call2017
Data cache prefetch controller2016
Method for estimating processor energy usage2010
Method and system for simultaneous reads of multiple arrays2010
Method and apparatus for generating a distortionless pulse width modulated wavef2007