Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › TID hardened and single event transient single event latchup resistant MOS transistors and fabrication process

TID hardened and single event transient single event latchup resistant MOS transistors and fabrication process

US Patent 9093517 · Granted Jul 28, 2015

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

ReRAM memory array that includes ReRAM memory cells having a ReRAM device and tw2024
ReRAM memory array that includes ReRAM memory cells having a ReRAM device and tw2024
Method for combining analog neural net with FPGA routing in a monolithic integra2023
Method for erasing a ReRAM memory cell2022
Method for erasing a ReRAM memory cell2022
Hybrid high-voltage low-voltage FinFET device2021
Hybrid high-voltage low-voltage FinFET device2021
Error tolerant memory array and method for performing error correction in a memo2021
SEU stabilized memory cells2021
SEU stabilized memory cells2021
Apparatus and method for combining analog neural net with FPGA routing in a mono2021
SRAM configuration cell for low-power field programmable gate arrays2021