Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Timing-aware test generation and fault simulation

Timing-aware test generation and fault simulation

US Patent 9086454 · Granted Jul 21, 2015

Estimated economic value: $3,247,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Universal compactor architecture for testing circuits2023
Input data compression for machine learning-based chain diagnosis2023
Library cell modeling for transistor-level test pattern generation2023
Trajectory-optimized test pattern generation for built-in self-test2023
Deterministic stellar built-in self test2023
Isometric control data generation for test compression2022
Multi-stage machine learning-based chain diagnosis2022
Programmable test compactor for improving defect determination2022
Programmable test compactor for improving defect determination2022
Layout-friendly test pattern decompressor2022
Layout-friendly test pattern decompressor2022
Flexible isometric decompressor architecture for test compression2021