Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method for preparing an N+PP+ or P+NN+ structure on silicon wafers

US Patent 9082924 · Granted Jul 14, 2015

Assignee

Inventors

View full patent text on Google Patents →