Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Using a shared last-level TLB to reduce address-translation latency

Using a shared last-level TLB to reduce address-translation latency

US Patent 9081706 · Granted Jul 14, 2015

Estimated economic value: $32,848,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods and apparatus for selectively extracting and loading register states2025
Systems and methods for isolating an accelerated function unit and/or an acceler2025
Bioactive honey production environment and method2024
Systems and methods for isolating an accelerated function unit and/or an acceler2024
Programmable logic device virtualization2023
Methods and apparatus for selectively extracting and loading register states2023
Systems and methods for isolating an accelerated function unit and/or an acceler2022
Programmable logic device virtualization2022
Methods and apparatus for selectively extracting and loading register states2022
Bioactive honey production environment and method2021
Methods and apparatus for selectively extracting and loading register states2020
Programmable logic device virtualization2020