Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for secure mode for processors and memories on multiple semiconductor dies within a single semiconductor package

System and method for secure mode for processors and memories on multiple semiconductor dies within a single semiconductor package

US Patent 9063889 · Granted Jun 23, 2015

Estimated economic value: $18,712,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods and systems to restrict usage of a DMA channel2025
Methods and systems to restrict usage of a DMA channel2024
Method and system for preventing unauthorized processor mode switches2024
Methods, apparatus, and systems for secure demand paging and paging operations f2024
Method and system for preventing unauthorized processor mode switches2023
Method and system for preventing unauthorized processor mode switches2021
Monitoring circuit for allowing a processor to enter secure mode upon confirming2021
Monitoring circuit for allowing a processor to enter secure mode upon confirming2021
Methods, apparatus, and systems for secure demand paging and other paging operat2020
Method and system for preventing unauthorized processor mode switches2019
Methods, apparatus, and systems for secure demand paging and other paging operat2018
Method and system for preventing unauthorized processor mode switches2018