Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus for reducing read latency by adjusting clock and read control signals timings to a memory device

Apparatus for reducing read latency by adjusting clock and read control signals timings to a memory device

US Patent 9058898 · Granted Jun 16, 2015

Estimated economic value: $4,675,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multiple object grasping using robotics2025
Rigid-flexible coupled continuum robot unit and continuum robot2025
Birfield flexible variable-stiffness continuum robot unit and continuum robot2025
Bearing-type twin-pivot continuum robot2025
Method for determining prediction value and decoder2025
Image coding/decoding method, coder, decoder, and storage medium2025
Filter system and operation method thereof2024
Non-contact dynamic strain field measuring method and system for rotating blade2024
Methods for determining prediction value, encoder, and decoder2024
Image coding/decoding method, coder, decoder, and storage medium2024
Successive-approximation register analog-to-digital converter, correction method2023
Methods for determining prediction value, encoder, and decoder2023