Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Idle power reduction for memory subsystems

Idle power reduction for memory subsystems

US Patent 9052899 · Granted Jun 9, 2015

Estimated economic value: $16,785,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Peripheral component handling of memory read requests2025
Ultrasonic bundle system2024
Acoustic transducers, methods of designing acoustic transducers, and methods of 2024
Data processing circuitry and apparatus for packet-based data communications2024
PCIe communications2024
Message protocol for a data processing system2024
Controlling average power limits of a processor2023
Ultrasonic transducer for flow measurement2023
PCIe routing2023
Apparatus and method to provide a thermal parameter report for a multi-chip pack2023
Secure memory translations2022
Responding to unresponsive processing circuitry2022