Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory architecture for layered low-density parity-check decoder

Memory architecture for layered low-density parity-check decoder

US Patent 9037952 · Granted May 19, 2015

Estimated economic value: $40,962,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System architecture providing end-to-end performance isolation for multi-tenant 2025
Systems and methods for cache management of a storage device2025
Health administration method, apparatus, and system, and data collection apparat2025
Systems, methods, and apparatus for memory access in storage devices2025
Multimodal detection with integrated sensors2025
Storage device with data quality metric and selectable data recovery scheme2024
Adaptive cache indexing for a storage device2024
Low latency SSD read architecture with multi-level error correction codes (ECC)2024
Systems and methods for reordering data in a storage device based on data access2024
Efficient and concurrent model execution2024
Systems, methods, and devices for bias mode management in memory systems2024
Installation tool and method for spherical latticed shell structure2023