Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and systems for logic device defect tolerant redundancy

Methods and systems for logic device defect tolerant redundancy

US Patent 9037931 · Granted May 19, 2015

Estimated economic value: $1,765,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Adaptive voltage margin techniques2025
Power state prediction using machine learning circuitry2025
Redundancy method and apparatus for shader column repair2024
Pipeline including separate hardware data paths for different instruction types2022
Redundancy method and apparatus for shader column repair2022
Saving power in the command processor using queue based watermarks2021
Redundancy method and apparatus for shader column repair2020
Pipeline including separate hardware data paths for different instruction types2020
System and method for identifying graphics workloads for dynamic allocation of r2019
System and method of testing processor units using cache resident testing2019
Adaptive filtering of packets in a graphics processing system2018
Method and device for noise reduction in multi-frequency clocking environment2017