Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Device, system, and method for reducing program/read disturb in flash arrays

Device, system, and method for reducing program/read disturb in flash arrays

US Patent 9037777 · Granted May 19, 2015

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Correcting memory data using an error code and a memory test result2024
Memory extension with error correction2023
Program flow classification2023
Data integrity protection2023
Selective erasure decoding for memory devices2022
System and method for encoding using multiple linear feedback shift registers2019
Method and system for split flash memory management between host and storage con2018
Management of memory units2018
Flash memory chip processing2017
Digital signaling processing for three dimensional flash memory arrays2017
Flash memory cells wear reduction2016
Read threshold determination using reference read threshold2015