Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Parasitic inductance reduction for multilayered board layout designs with semiconductor devices

Parasitic inductance reduction for multilayered board layout designs with semiconductor devices

US Patent 9035417 · Granted May 19, 2015

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Transistor switching based on voltage sensing2025
Synchronous bootstrap half bridge rectifier2025
Fixed current-gain booster for capacitive gate power device with input voltage c2024
Synchronous bootstrap half bridge rectifier2024
Transistor switching based on voltage sensing2023
Methods and circuitry for analyzing voltages2023
Enhancement mode startup circuit with JFET emulation2023
Pre-charge techniques for a multi-level flying capacitor converter2022
Fixed current-gain booster for capacitive gate power device with input voltage c2022
High low power converter switches, latch, diode isolated intermediate ground2021
Rapid and high voltage pulse generation circuits2021
Methods and circuitry for driving a device2021