Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for three-dimensional layout design of integrated circuit elements in stacked CMOS

Method and system for three-dimensional layout design of integrated circuit elements in stacked CMOS

US Patent 9032353 · Granted May 12, 2015

Estimated economic value: $7,130,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Quantum graphene generator2025
Semiconductor circuit and method for providing configurable reference voltage wi2023
Digital controlled delay line2019
Data sampling alignment method for memory interface2018
On-chip eye diagram capture2017
Data sampling alignment method for memory inferface2017
Supply boost device2017
Driver circuit2016
On-chip eye diagram capture2016