Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of optimizing capacitive couplings in high-capacitance nets in simulation of post-layout circuits

Method of optimizing capacitive couplings in high-capacitance nets in simulation of post-layout circuits

US Patent 9032352 · Granted May 12, 2015

Estimated economic value: $7,520,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Test point insertion in analog circuit design testing2025
Measuring device defect sensitization in transistor-level circuits2025
Finding equivalent classes of hard defects in stacked MOSFET arrays2025
Finding equivalent classes of hard defects in stacked MOSFET arrays2025
Finding equivalent classes of hard defects in stacked MOSFET arrays2023
Finding equivalent classes of hard defects in stacked MOSFET arrays2023
Method and system for custom model definition of analog defects in an integrated2023
Visual representation to assess quality of input stimulus in transistor-level ci2023
Automatic test pattern generation (ATPG) for parametric faults2023
Transistor—level defect coverage and defect simulation2023
Fast and scalable methodology for analog defect detectability analysis2023
Defect weight formulas for analog defect simulation2022