{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Calibration of clock path mismatches between data and error slicer", "item": "https://www.patentleaderboard.com/patent/9031179"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Calibration of clock path mismatches between data and error slicer

Calibration of clock path mismatches between data and error slicer

US Patent 9031179 · Granted May 12, 2015

Estimated economic value: $80,242,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for detecting an electromagnetic signal in a constant interf2023
Adaptive receiver with pre-cursor cancelation2023
Adaptive receiver with pre-cursor cancelation2023
Systems and methods for detecting an electromagnetic signal in a constant interf2022
Adapative receiver with pre-cursor cancelation2022
Baseline wander correction using zero and one mismatch adaptation2019
Baud-rate clock data recovery with improved tracking performance2018
Multi-rate finite impulse response filter2018
Baseline wander correction gain adaptation2018
At-rate SERDES clock data recovery with controllable offset2017
Fast direct feedback circuit for decision feedback equalization correction2017
Method for duty cycle distortion detection through decision feedback equalizer t2016