Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor wafer and method for auto-calibrating integrated circuit chips using PLL at wafer level

Semiconductor wafer and method for auto-calibrating integrated circuit chips using PLL at wafer level

US Patent 9030217 · Granted May 12, 2015

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for STR in wireless LAN that supports multi-links2025
Organic light emitting device2025
Organic light emitting device2025
Organic light emitting device2025
Surface plasmon resonance imaging apparatus and method2025
Electronic device comprising connector and method for sensing disconnection2025
Solid ion conductor, solid electrolyte including the solid ion conductor, electr2025
System and method to control a cross domain workflow based on a hierachical engi2025
Solid electrolyte, electrochemical battery including the solid electrolyte, and 2025
Luminescent compound, organic light emitting diode and organic light emitting de2025
Memory repair circuit, a memory repair method, and a memory device2025
System and method for memory bad block mamagement2025