Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Self-aligned liner method of avoiding PL gate damage

Self-aligned liner method of avoiding PL gate damage

US Patent 9012282 · Granted Apr 21, 2015

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory device and manufacturing method thereof2024
Apparatus and method for determining calibration timing for blood pressure measu2022
Non-volatile memory with gate all around thin film transistor and method of manu2021
Three-dimensional non-volatile memory and manufacturing method thereof2019
Interconnect structure and fabricating method thereof2019
Interconnect structure and fabricating method thereof2018
Semiconductor device and method of fabricating the same2018
Semiconductor device and method of fabricating the same2017
Semiconductor device and method of fabricating the same2017
Composite hard mask etching profile for preventing pattern collapse in high-aspe2016
Semiconductor device and method of manufacturing the same2016
Method of controlling contact hole profile for metal fill-in2016