Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Mechanism for reducing interrupt latency and power consumption using heterogeneous cores

Mechanism for reducing interrupt latency and power consumption using heterogeneous cores

US Patent 9009508 · Granted Apr 14, 2015

Estimated economic value: $1,171,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for data scrambling2023
Method and apparatus for data scrambling2021
Power management through power gating portions of an idle processor2017